- Patent Title: Method for producing a semiconductor wafer with epitaxial layer in a deposition chamber, apparatus for producing a semiconductor wafer with epitaxial layer, and semiconductor wafer with epitaxial layer
-
Application No.: US15778549Application Date: 2016-11-24
-
Publication No.: US10597795B2Publication Date: 2020-03-24
- Inventor: Patrick Moos , Reinhard Schauer
- Applicant: SILTRONIC AG
- Applicant Address: DE Munich
- Assignee: SILTRONIC AG
- Current Assignee: SILTRONIC AG
- Current Assignee Address: DE Munich
- Agency: Brooks Kushman P.C.
- Priority: DE102015223807 20151201
- International Application: PCT/EP2016/078618 WO 20161124
- International Announcement: WO2017/093102 WO 20170608
- Main IPC: H01L21/673
- IPC: H01L21/673 ; C30B25/12 ; H01L21/67 ; C30B29/06 ; H01L21/687 ; H01L21/02 ; H01L21/677

Abstract:
Semiconductor wafers with an epitaxial layer are produced in a deposition chamber by placing a substrate wafer in the edge region of the rear side of the substrate wafer onto a placement area of a susceptor; loading the deposition chamber with the susceptor and the substrate wafer lying on the susceptor by contacting the susceptor and transporting the susceptor and the substrate wafer lying on the susceptor from a load lock chamber into the deposition chamber; depositing an epitaxial layer on the substrate wafer; and unloading the deposition chamber by contacting the susceptor and transporting the susceptor and a semiconductor wafer with epitaxial layer, the semiconductor wafer having been produced in the course of depositing the epitaxial layer and lying on the susceptor, from the deposition chamber into the load lock chamber.
Public/Granted literature
Information query
IPC分类: