Invention Grant
- Patent Title: Management of core power state transition in a microprocessor
-
Application No.: US15835025Application Date: 2017-12-07
-
Publication No.: US10599207B2Publication Date: 2020-03-24
- Inventor: Malcolm S. Allen-Ware , Charles R. Lefurgy , Karthick Rajamani , Todd J. Rosedahl , Guillermo J. Silva , Gregory S. Still , Victor Zyuban
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Patterson + Sheridan, LLP
- Main IPC: G06F1/32
- IPC: G06F1/32 ; G06F1/3234 ; G06F1/3287 ; G06F1/324 ; G06F1/3296

Abstract:
A method and apparatus for adjusting a frequency of a processor is disclosed herein. In one embodiment, the method includes inhibiting one or more processor cores from exiting an idle state. The method further includes determining a number of processor cores requesting exit from the idle state and a number of non-idle processor cores. The method also includes selecting a maximum frequency for the inhibited processor cores based on the number of inhibited processor cores requesting exit from the idle state and the number of non-idle processor cores. The method includes setting the maximum frequency for the inhibited processor cores, and then uninhibiting the processor cores requesting exit from the idle state.
Public/Granted literature
- US20180101217A1 MANAGEMENT OF CORE POWER STATE TRANSITION IN A MICROPROCESSOR Public/Granted day:2018-04-12
Information query