A logic model of a nonvolatile memory device is commonly used in high order synthesis and a logic simulation. Further, the logic model of the nonvolatile memory device divides a one-time rewriting request area of the nonvolatile memory device into a plurality of areas, and rewrites each of the divided areas in a time division manner.