Invention Grant
- Patent Title: Chained bus memory device
-
Application No.: US15470590Application Date: 2017-03-27
-
Publication No.: US10664411B2Publication Date: 2020-05-26
- Inventor: Victor Tsai , William Henry Radke , Bob Leibowitz
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Schwegman Lundberg & Woessner, P.A.
- Main IPC: G06F3/00
- IPC: G06F3/00 ; G06F12/00 ; G06F12/1081 ; G06F13/42 ; G06F11/30 ; G06F13/16 ; G06F13/28 ; G06F13/40

Abstract:
Memory devices and methods are described and shown that are capable of being configured in a chain. In one configuration, a single data input port and a single data output port are utilized at a host to communicate with the chain of memory devices. Methods for assigning identifiers to memory devices in the chain are described that include detection of a presence or absence of downstream memory devices. In selected examples, identifiers are assigned sequentially to memory devices in the chain until no additional downstream memory devices are detected.
Public/Granted literature
- US20170199828A1 CHAINED BUS METHOD Public/Granted day:2017-07-13
Information query