Invention Grant
- Patent Title: Devices and methods for dynamic overvoltage protection in regulators
-
Application No.: US15705003Application Date: 2017-09-14
-
Publication No.: US10691151B2Publication Date: 2020-06-23
- Inventor: Robert A. Greene , Jacob K. Easter
- Applicant: Avago Technologies International Sales Pte. Limited
- Applicant Address: SG Singapore
- Assignee: Avago Technologies International Sales Pte. Limited
- Current Assignee: Avago Technologies International Sales Pte. Limited
- Current Assignee Address: SG Singapore
- Agency: Morgan, Lewis & Bockius LLP
- Main IPC: G05F1/571
- IPC: G05F1/571 ; H02H9/04 ; H02M1/32 ; G05F1/575 ; H02M3/156 ; H02M1/00

Abstract:
A system includes a first transistor having a drain and source connected between a supply voltage and an output of a voltage regulator. A gate of the first transistor receives a first gate voltage. The system includes a second transistor having a drain and source connected between the supply voltage and the drain of the first transistor. The second transistor protects the first transistor from excessive voltage. The system includes a level shifter connected between a gate of the second transistor and a gate of the first transistor. The level shifter produces a level-shifted gate voltage for the second transistor that is based on the first gate voltage and that is proportional to an output load current output at the source of the first transistor.
Public/Granted literature
- US20190079550A1 DEVICES AND METHODS FOR DYNAMIC OVERVOLTAGE PROTECTION IN REGULATORS Public/Granted day:2019-03-14
Information query
IPC分类: