Memory system for error test
Abstract:
A memory system includes: a memory controller configured to control communication between a host and a memory device; and an error test device configured to store error operation codes for generating errors, wherein the error test device outputs the error operation codes to the memory controller under the control of the memory controller, and wherein the memory controller determines whether an error has been generated in any operation corresponding to any of the error operation codes, and, when it is determined that an error has been generated, the memory controller stores one or more error requests corresponding to the generated error.
Public/Granted literature
Information query
Patent Agency Ranking
0/0