- Patent Title: Semiconductor device including error correction code unit that generates data block matrix including plural parity blocks and plural data block groups diagonally arranged, and methods of operating the same
-
Application No.: US15975601Application Date: 2018-05-09
-
Publication No.: US10700712B2Publication Date: 2020-06-30
- Inventor: Dae Sung Kim , Chol Su Chae
- Applicant: SK hynix Inc.
- Applicant Address: KR Icheon
- Assignee: SK hynix Inc.
- Current Assignee: SK hynix Inc.
- Current Assignee Address: KR Icheon
- Priority: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@472a3772
- Main IPC: H03M13/29
- IPC: H03M13/29 ; H03M13/09 ; H03M13/27 ; H03M13/15

Abstract:
A semiconductor device includes a controller and a memory device. The controller includes a processor configured to process a request from an external apparatus, an interface configured to receive the request and data from the external apparatus and an ECC encoder configured to generate, in response to the request, a data block matrix including a plurality of data block groups and a plurality of parity blocks that are generated based on the received data, and to generate encoded data by adding parity information to the data block matrix, the encoded data being transmitted to the memory device.
Public/Granted literature
- US20190103884A1 SEMICONDUCTOR DEVICE INCLUDING ERROR CORRECTION CODE UNIT, AND METHODS OF OPERATING THE SAME Public/Granted day:2019-04-04
Information query
IPC分类: