- Patent Title: Network data processor having per-input port virtual output queues
-
Application No.: US15916144Application Date: 2018-03-08
-
Publication No.: US10708197B2Publication Date: 2020-07-07
- Inventor: Francois Labonte , Aditya Vikram Daga
- Applicant: Arista Networks, Inc.
- Applicant Address: US CA Santa Clara
- Assignee: Arista Networks, Inc.
- Current Assignee: Arista Networks, Inc.
- Current Assignee Address: US CA Santa Clara
- Agency: Haley Guiliano LLP
- Main IPC: H04L12/931
- IPC: H04L12/931 ; H04L12/935 ; H04L12/863

Abstract:
Various embodiments of a virtual output queue system within a network element enables per-input port virtual output queues within a network data processor of the network element. In one embodiment, each port managed by a network data processor has an associated set of virtual output queues for each output port on the network data element. In one embodiment, network data processor hardware supports per-processor VOQs and per-input port VOQs are enabled in hardware for layer 3 forwarding by overloading layer 2 forwarding logic. In such embodiment, a mapping table is generated to enable virtual per-input port VOQs for layer 3 forwarding logic using layer 2 logic that is otherwise unused during layer 3 forwarding. In one embodiment, multiple traffic classes can be managed per-input port when using per-input port VOQs. In one embodiment, equal cost multi-path (ECMP) and link aggregation support is also enabled.
Public/Granted literature
- US20180198736A1 NETWORK DATA PROCESSOR HAVING PER-INPUT PORT VIRTUAL OUTPUT QUEUES Public/Granted day:2018-07-12
Information query