Apparatus and methods for decoding memory access addresses for access operations
Abstract:
Memories having block select circuitry having an output that is selectively connected to a plurality of driver circuitries, each driver circuitry connected to a respective block of memory cells, as well as methods of operating such memories.
Information query
Patent Agency Ranking
0/0