Invention Grant
- Patent Title: Semiconductor device having a liner layer with a configured profile and method of fabricating thereof
-
Application No.: US15906092Application Date: 2018-02-27
-
Publication No.: US10720358B2Publication Date: 2020-07-21
- Inventor: Joanna Chaw Yane Yin , Hua Feng Chen
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee Address: TW Hsin-Chu
- Agency: Haynes and Boone, LLP
- Main IPC: H01L21/768
- IPC: H01L21/768 ; H01L29/66 ; H01L23/535 ; H01L29/78 ; H01L23/532 ; H01L23/485 ; H01L21/8238 ; H01L27/092 ; H01L21/285
Abstract:
Devices and methods that include for configuring a profile of a liner layer before filling an opening disposed over a semiconductor substrate. The liner layer has a first thickness at the bottom of the opening and a second thickness a top of the opening, the second thickness being smaller that the first thickness. In an embodiment, the filled opening provides a contact structure.
Public/Granted literature
- US20190006235A1 SEMICONDUCTOR DEVICE HAVING A LINER LAYER WITH A CONFIGURED PROFILE AND METHOD OF FABRICATING THEREOF Public/Granted day:2019-01-03
Information query
IPC分类:
