Invention Grant
- Patent Title: Optimizing headless virtual machine memory management with global translation lookaside buffer shootdown
-
Application No.: US16204965Application Date: 2018-11-29
-
Publication No.: US10725932B2Publication Date: 2020-07-28
- Inventor: Thomas Zeng , Samar Asbe , Adam Openshaw
- Applicant: QUALCOMM INCORPORATED
- Applicant Address: unknown San Diego
- Assignee: Qualcomm Incorporated
- Current Assignee: Qualcomm Incorporated
- Current Assignee Address: unknown San Diego
- Agency: Holland & Hart LLP
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F12/1027 ; G06F9/455

Abstract:
Systems, methods, and computer programs are disclosed for optimizing headless virtual memory management in a system on chip (SoC) with global translation lookaside buffer shootdown. The SoC comprises an application processor configured to execute a headful virtual machine and one or more SoC processing devices configured to execute a corresponding headless virtual machine. The method comprises issuing a virtual machine mapping command with a headless virtual machine having a first virtual machine identifier. In response to the virtual machine mapping command, a current value stored in a hardware register in the application processor is saved. The first virtual machine identifier associated with the headless virtual machine is loaded into the hardware register. A translation lookaside buffer (TLB) invalidate command is issued while the first virtual machine identifier is loaded in the hardware register. Upon completion of translation lookaside buffer synchronization, the current value is restored to the hardware register.
Public/Granted literature
- US20190163645A1 OPTIMIZING HEADLESS VIRTUAL MACHINE MEMORY MANAGEMENT WITH GLOBAL TRANSLATION LOOKASIDE BUFFER SHOOTDOWN Public/Granted day:2019-05-30
Information query