Wafer level package and capacitor
Abstract:
A wafer level package which includes an IC chip; a rewiring layer on the IC chip; and a capacitor embedded in the rewiring layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0