Invention Grant
- Patent Title: CMOS anti-fuse cell
-
Application No.: US16551569Application Date: 2019-08-26
-
Publication No.: US10734088B2Publication Date: 2020-08-04
- Inventor: Fu-Chang Hsu
- Applicant: NEO Semiconductor, Inc.
- Applicant Address: US CA San Jose
- Assignee: NEO Semiconductor, Inc.
- Current Assignee: NEO Semiconductor, Inc.
- Current Assignee Address: US CA San Jose
- Agency: Intellectual Property Law Group LLP
- Main IPC: G11C17/16
- IPC: G11C17/16 ; H01L23/525 ; H01L27/112 ; G11C17/18 ; H01L27/088 ; H01L27/12 ; H01L27/092

Abstract:
A CMOS anti-fuse cell is disclosed. In one aspect, an apparatus includes an N− well and an anti-fuse cell formed on the N− well. The anti-fuse cell includes a drain P+ diffusion deposited in the N− well, a source P+ diffusion deposited in the N− well, and an oxide layer deposited on the N− well and having an overlapping region that overlaps the drain P+ diffusion. A control gate is deposited on the oxide layer. A data bit of the anti-fuse cell is programmed when a voltage difference between the control gate and the drain P+ diffusion exceeds a voltage threshold of the oxide layer and forms a leakage path from the control gate to the drain P+ diffusion. The leakage path is confined to occur in the overlapping region.
Public/Granted literature
- US20190378584A1 CMOS ANTI-FUSE CELL Public/Granted day:2019-12-12
Information query