Invention Grant
- Patent Title: Electronic chip architecture
-
Application No.: US15801517Application Date: 2017-11-02
-
Publication No.: US10734329B2Publication Date: 2020-08-04
- Inventor: Alexandre Sarafianos , Thomas Ordas
- Applicant: STMicroelectronics (Rousset) SAS
- Applicant Address: FR Rousset
- Assignee: STMICROELECTRONICS (ROUSSET) SAS
- Current Assignee: STMICROELECTRONICS (ROUSSET) SAS
- Current Assignee Address: FR Rousset
- Agency: Slater Matsil, LLP
- Priority: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@7d45b6dd
- Main IPC: H01L21/56
- IPC: H01L21/56 ; H01L23/00 ; H01L27/118 ; H01L27/02

Abstract:
In some embodiments, an electronic chip includes a doped semiconductor substrate of a first conductivity type, and wells of the second conductivity type on the side of the front face of the chip, in and on which wells circuit elements are formed. One or more slabs of a second conductivity type are buried under the wells and are separated from the wells. The electronic chip also includes, for each buried slab, a biasable section of the second conductivity type, which extends from the front face of the substrate to the buried slab. A first MOS transistor with a channel of the first conductivity type is disposed in the upper portion of each section, where the first transistor is an element of a flip-flop. A circuit is used for detecting a change in the logic level of one of the flip-flops.
Public/Granted literature
- US20180253633A1 Electronic Chip Architecture Public/Granted day:2018-09-06
Information query
IPC分类: