Method and system for output latch based data bus failure mitigation
Abstract:
A data bus system includes a processor having a data output and a transceiver connecting the data output to a data bus. The transceiver includes a bus-hold circuit configured to maintain a latest value of the data output. At least one output latch connects the data bus to at least one corresponding controlled system.
Information query
Patent Agency Ranking
0/0