Optimizing branch re-wiring in a software instruction cache
Abstract:
A method includes a computer device receiving a branch instruction; the computer device managing two tables, where a first table relates to application blocks and a second table relates to available address slots; and the computer device calculating a target of the branch instruction using a branch-to-link register, the computer device optimizes re-wiring in a cache using the calculation and the managed two tables.
Public/Granted literature
Information query
Patent Agency Ranking
0/0