- Patent Title: SRAM with local bit line, input/output circuit, and global bit line
-
Application No.: US16273527Application Date: 2019-02-12
-
Publication No.: US10783938B2Publication Date: 2020-09-22
- Inventor: Atul Katoch , Ali Taghvaei
- Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
- Applicant Address: TW
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee Address: TW
- Agency: Merchant & Gould P.C.
- Main IPC: G11C7/06
- IPC: G11C7/06 ; G11C7/12 ; G11C7/10 ; G11C11/4091 ; G11C7/18 ; G11C16/04 ; G11C11/419
Abstract:
A memory device Input/Output includes a memory cell having a local bit line. A first IO circuit is coupled to the local bit line and is configured to output a local IO signal to a global bit line. A second IO circuit is coupled to the global bit line and is configured to output a global IO signal. A latch circuit is configured to latch the local IO signal in response to a data signal on the local bit line.
Public/Granted literature
- US20200005837A1 SRAM INPUT/OUTPUT Public/Granted day:2020-01-02
Information query
