Invention Grant
- Patent Title: Methods for optical dielectric waveguide subassembly structure
-
Application No.: US16036234Application Date: 2018-07-16
-
Publication No.: US10795079B2Publication Date: 2020-10-06
- Inventor: Suresh Venkatesan , Loy Yee Lam
- Applicant: POET Technologies, Inc.
- Applicant Address: US CA San Jose
- Assignee: POET Technologies, Inc.
- Current Assignee: POET Technologies, Inc.
- Current Assignee Address: US CA San Jose
- Agent Tue Nguyen
- Main IPC: G02B6/13
- IPC: G02B6/13 ; G02B6/42 ; G02B6/122 ; G02B6/12 ; G02B6/43

Abstract:
An optical subassembly includes a planar dielectric waveguide structure that is deposited at temperatures below 400 C. The waveguide provides low film stress and low optical signal loss. Optical and electrical devices mounted onto the subassembly are aligned to planar optical waveguides using alignment marks and stops. Optical signals are delivered to the submount assembly via optical fibers. The dielectric stack structure used to fabricate the waveguide provides cavity walls that produce a cavity, within which optical, optoelectronic, and electronic devices can be mounted. The dielectric stack is deposited on an interconnect layer on a substrate, and the intermetal dielectric can contain thermally conductive dielectric layers to provide pathways for heat dissipation from heat generating optoelectronic devices such as lasers.
Public/Granted literature
- US20190227232A1 METHODS FOR OPTICAL DIELECTRIC WAVEGUIDE SUBASSEMBLY STRUCTURE Public/Granted day:2019-07-25
Information query