Semiconductor package having a metal barrier
Abstract:
A semiconductor device having a barrier metal layer positioned over a metallization layer, and an under bump metallurgy layer over the barrier metal layer, and a solder bump over the under bump metallurgy layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0