Invention Grant
- Patent Title: Transistor comprising a lengthened gate
-
Application No.: US16036453Application Date: 2018-07-16
-
Publication No.: US10797158B2Publication Date: 2020-10-06
- Inventor: Julien Delalleau , Christian Rivero
- Applicant: STMicroelectronics (Rousset) SAS
- Applicant Address: FR Rousset
- Assignee: STMicroelectronics (Rousset) SAS
- Current Assignee: STMicroelectronics (Rousset) SAS
- Current Assignee Address: FR Rousset
- Agency: Crowe & Dunleavy
- Priority: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@7082ed0a
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L29/423 ; H01L29/78 ; H01L21/28

Abstract:
A MOS transistor is produced on and in an active zone and included a source region and a drain region. The active zone has a width measured transversely to a source-drain direction. A conductive gate region of the MOS transistor includes a central zone and, at a foot of the central zone, at least one stair that extends beyond the central zone along at least an entirety of the width of the active zone.
Public/Granted literature
- US20190027581A1 TRANSISTOR COMPRISING A LENGTHENED GATE Public/Granted day:2019-01-24
Information query
IPC分类: