Invention Grant
- Patent Title: Method for manufacturing semiconductor structure using selective forming process
-
Application No.: US16151784Application Date: 2018-10-04
-
Publication No.: US10797161B2Publication Date: 2020-10-06
- Inventor: Mrunal A. Khaderbad , Sung-Li Wang , Yasutoshi Okuno
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsinchu
- Agency: Birch, Stewart, Kolasch & Birch, LLP
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L21/3213 ; H01L21/768 ; H01L21/311 ; H01L21/033 ; H01L21/02 ; H01L21/285 ; H01L29/08

Abstract:
Methods for forming semiconductor structures are provided. The method includes forming a gate structure over a substrate and forming a source/drain structure adjacent to the gate structure. The method further includes forming a mask structure over the gate structure and forming a contact over the source/drain structure. The method further includes selectively forming a metal-containing layer over a top surface of the contact and forming a dielectric layer over the substrate and covering the gate structure and the contact. The method further includes forming a trench through the dielectric layer and the metal-containing layer to expose the top surface of the contact and forming a conductive structure in the trench.
Public/Granted literature
- US20200058769A1 METHOD FOR MANUFACTURING SEMICONDUCTOR STRUCTURE USING SELECTIVE FORMING PROCESS Public/Granted day:2020-02-20
Information query
IPC分类: