Systems and methods for writing zeros to a memory array
Abstract:
A memory device may include a memory array, which may also include, multiple memory cells. The memory device may also include one or more counters designed to generate internal memory addresses to sequentially access the memory cells and facilitate writing logical zeros to all of the memory cells.
Public/Granted literature
Information query
Patent Agency Ranking
0/0