Power unit with an integrated pull-down transistor
Abstract:
One example relates to a circuit that includes a first integrated circuit die and a second integrated circuit die. The first integrated circuit die has a power field effect transistor (FET) and a pull-down FET coupled to the power FET. The second integrated circuit die has a pull-up FET coupled to the power FET.
Public/Granted literature
Information query
Patent Agency Ranking
0/0