Invention Grant
- Patent Title: Placement of vectorized latches in hierarchical integrated circuit development
-
Application No.: US16519440Application Date: 2019-07-23
-
Publication No.: US10831965B1Publication Date: 2020-11-10
- Inventor: Michael Kazda , Harald Folberth
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee Address: US NY Armonk
- Agency: Cantor Colburn LLP
- Agent Erik Johnson
- Main IPC: G06F17/50
- IPC: G06F17/50 ; G06F30/392 ; G06F30/18

Abstract:
Systems and methods to place latches during hierarchical integrated circuit development obtain an initial floor plan indicating a blocked region, two or more regions, and initial locations of components including the latches. A method includes identifying a subset of the latches that belong to a vector as a vector of latches, the subset of the latches being single-bit latches that must be placed in a same one of the two or more regions, and identifying a center of gravity (COG) of the vector of latches, the COG being a mean of geometric points corresponding with the subset of the latches. All of the subset of the latches are placed at the COG to generate an intermediate floor plan based on determining that the COG is not in the blocked region. A final design of the integrated circuit that is obtained based on the intermediate floor plan is provided for fabrication.
Information query