Invention Grant
- Patent Title: Interconnect wires including relatively low resistivity cores
-
Application No.: US15631701Application Date: 2017-06-23
-
Publication No.: US10832951B2Publication Date: 2020-11-10
- Inventor: Hui Jae Yoo , Tejaswi K. Indukuri , Ramanan V. Chebiam , James S. Clarke
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Schwabe, Williamson & Wyatt P.C.
- Main IPC: H01L21/768
- IPC: H01L21/768 ; H01L23/532

Abstract:
A dielectric layer and a method of forming thereof. An opening defined in a dielectric layer and a wire deposited within the opening, wherein the wire includes a core material surrounded by a jacket material, wherein the jacket material exhibits a first resistivity ρ1 and the core material exhibits a second resistivity ρ2 and ρ2 is less than ρ1.
Public/Granted literature
- US20170372950A1 INTERCONNECT WIRES INCLUDING RELATIVELY LOW RESISTIVITY CORES Public/Granted day:2017-12-28
Information query
IPC分类: