Performing at least two branch predictions for non-contiguous instruction blocks at the same time using a prediction mapping
Abstract:
An apparatus is provided to perform branch prediction in respect of a plurality of instructions divided into a plurality of blocks. Receiving circuitry receives references to at least two blocks in the plurality of blocks. Branch prediction circuitry performs at least two branch predictions at a time. The branch predictions are performed in respect of the at least two blocks and the at least two blocks are non-contiguous.
Public/Granted literature
Information query
Patent Agency Ranking
0/0