Memory controller, semiconductor memory system including the same, and method of driving the semiconductor memory system
Abstract:
A memory controller may include an address control block. The address control block may be configured to remap a write target address when a number of write data having a first logic level is within a correctable range and when a level of a datum corresponding to the write target address has the first logic level.
Information query
Patent Agency Ranking
0/0