Electrical component testing in stacked semiconductor arrangement
Abstract:
A stacked semiconductor arrangement is provided. The stacked semiconductor arrangement includes a dynamic pattern generator layer having an electrical component. The arrangement also includes a monitoring layer configured to evaluate electrical performance of the electrical component.
Public/Granted literature
Information query
Patent Agency Ranking
0/0