Stage-number reduced gate on array circuit and display device
Abstract:
The present disclosure provides a stage-number reduced gate driver on array (GOA) circuit and a display device. The circuit includes one or more stages of GOA sub-circuits. Each stage of GOA sub-circuits includes a gate signal input end, an original output end, one or more sub-output ends, and one or more branching devices respectively corresponding to the one or more sub-output ends. The gate signal input end and the original output end are respectively connected to a branching node. One end of the one or more branching devices is respectively connected to the branching node. Another end of the one or more branching devices is connected to the corresponding one or more sub-output ends. The present disclosure can solve the problem of excessive length of the GOA circuit in high-resolution model which is not conducive to a narrow bezel design.
Public/Granted literature
Information query
Patent Agency Ranking
0/0