Invention Grant
- Patent Title: Integrated circuit comprising macros and method of fabricating the same
-
Application No.: US16443441Application Date: 2019-06-17
-
Publication No.: US10937778B2Publication Date: 2021-03-02
- Inventor: Hughes Metras , Fabien Clermidy , Didier Lattard , Sébastien Thuries , Pascal Vivet
- Applicant: Commissariat à l'Énergie Atomique et aux Énergies Alternatives
- Applicant Address: FR Paris
- Assignee: Commissariat à l'Énergie Atomique et aux Énergies Alternatives
- Current Assignee: Commissariat à l'Énergie Atomique et aux Énergies Alternatives
- Current Assignee Address: FR Paris
- Agency: Wolf, Greenfield & Sacks, P.C.
- Priority: FR1855325 20180618
- Main IPC: H01L25/18
- IPC: H01L25/18 ; H01L21/78 ; H01L21/66 ; H01L21/56 ; H01L23/50 ; H01L23/522 ; H01L23/00 ; H01L25/00

Abstract:
A tier of a 3D circuit comprising: one or more macro circuits, each macro circuit comprising a plurality of macro cells arranged in an array, the macro cells being separated from each other by spaces; and interconnection vias positioned in the spaces between the macro cells.
Public/Granted literature
- US20190385995A1 INTEGRATED CIRCUIT COMPRISING MACROS AND METHOD OF FABRICATING THE SAME Public/Granted day:2019-12-19
Information query
IPC分类: