Integrated circuit comprising macros and method of fabricating the same
Abstract:
A tier of a 3D circuit comprising: one or more macro circuits, each macro circuit comprising a plurality of macro cells arranged in an array, the macro cells being separated from each other by spaces; and interconnection vias positioned in the spaces between the macro cells.
Information query
Patent Agency Ranking
0/0