Cache coherent node controller for scale-up shared memory systems having interconnect switch between a group of CPUS and FPGA node controller
Abstract:
The present invention relates to cache coherent node controllers for scale-up shared memory systems. In particular it is disclosed a computer system at least comprising a first group of CPU modules connected to at least one first FPGA Node Controller configured to execute transactions directly or through a first interconnect switch to at least one second FPGA Node Controller connected to a second group of CPU modules running a single instance of an operating system.
Public/Granted literature
Information query
Patent Agency Ranking
0/0