Three-dimensional monolithic vertical transistor memory cell with unified inter-tier cross-couple
Abstract:
A semiconductor device includes a three-dimensional monolithic vertical transistor memory cell with unified inter-tier cross-couple, including a bottom tier including a contact disposed on a first inverter gate, a top tier including a second inverter gate, and a monolithic inter-tier via (MIV) that lands on the contact via the second inverter gate.
Information query
Patent Agency Ranking
0/0