- Patent Title: Power management integrated circuit including a supervisory circuit that controls a switch arranged between a node of an electrical resistance circuit and a reference potential node
-
Application No.: US16371458Application Date: 2019-04-01
-
Publication No.: US11003232B2Publication Date: 2021-05-11
- Inventor: Jerome Saby , Matteo Contaldo , Yves Theoduloz
- Applicant: EM Microelectronic-Marin SA
- Applicant Address: CH Marin
- Assignee: EM Microelectronic-Marin SA
- Current Assignee: EM Microelectronic-Marin SA
- Current Assignee Address: CH Marin
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: EP18165651 20180404
- Main IPC: G06F1/00
- IPC: G06F1/00 ; G06F1/3206 ; G06F1/28 ; H02M1/36 ; G06F1/3234 ; G06F1/3287

Abstract:
A power management integrated circuit including a reference signal generator, a start-up unit and a supervisory circuit. The supervisory circuit includes an electrical resistance circuit connected between a first end node and a second end node; a power supply input for receiving a supply voltage, this power supply input being connected to the first end node; a low reference potential node; a comparator for comparing a reference voltage value at a first input and a divided voltage value at a second input connected to an internal electrical node of the electrical resistance circuit, the comparator can output a monitoring signal. The supervisory circuit includes a switch controlled by the start-up unit so that the switch is selectively closed and opened based on a detected operational state of the reference signal generator indicating a normal functioning phase of the power management circuit.
Public/Granted literature
- US20190310699A1 POWER MANAGEMENT INTEGRATED CIRCUIT Public/Granted day:2019-10-10
Information query