Fin field-effect transistor with reduced parasitic capacitance and reduced variability
Abstract:
A method for manufacturing a semiconductor device includes patterning a plurality of semiconductor fins on a semiconductor substrate, and replacing at least two of the plurality of semiconductor fins with a plurality of dummy fins including a dielectric material. A gate structure is formed on and around the plurality of semiconductor fins and the plurality of dummy fins, and a source/drain contact is formed adjacent the gate structure.
Information query
Patent Agency Ranking
0/0