Invention Grant
- Patent Title: Reduction or elimination of a latency penalty associated with adjusting read thresholds for non-volatile memory
-
Application No.: US16518936Application Date: 2019-07-22
-
Publication No.: US11024396B2Publication Date: 2021-06-01
- Inventor: Zhengang Chen , Erich F. Haratsch , Sundararajan Sankaranarayanan
- Applicant: Seagate Technology LLC
- Applicant Address: US CA Cupertino
- Assignee: Seagate Technology LLC
- Current Assignee: Seagate Technology LLC
- Current Assignee Address: US CA Cupertino
- Agent Kirk A. Cesari; Christian W. Best
- Main IPC: G11C16/28
- IPC: G11C16/28 ; G06F3/06 ; G06F11/14 ; G11C16/34 ; G11C16/26 ; G11C29/02 ; G11C11/56 ; G11C7/14

Abstract:
Channel information and channel conditions determined by an Offline Tracking process are used to determine whether or not an adjustment to the read reference voltage can be avoided altogether without detrimentally affecting performance, or, alternatively, to determine a precision with which a read reference voltage adjustment should be made. If it is determined based on the channel conditions that a read reference voltage adjustment can be avoided altogether, read performance is improved by reducing the probability that a read reference voltage adjustment needs to be made during normal read operations. If it is determined based on the channel conditions that a read reference voltage adjustment needs to be made with a particular precision, the read reference voltage is so adjusted. This latter approach is advantageous in that relatively fewer adjustments will be made during normal read operations.
Information query