Circuit for detection of predominant data in a memory cell
Abstract:
A Memory device comprising a matrix of memory cells, the matrix being provided with at least one first column, the device also being provided with a test circuit configured to perform a test phase during a read operation to indicate whether or not the proportion of cells in said column storing the same logical data, particularly a logical ‘1’, is greater than a predetermined threshold.
Public/Granted literature
Information query
Patent Agency Ranking
0/0