Invention Grant
- Patent Title: Method and fault tolerant computer architecture for reducing false negatives in fail-safe trajectory planning for a moving entity
-
Application No.: US16016783Application Date: 2018-06-25
-
Publication No.: US11054825B2Publication Date: 2021-07-06
- Inventor: Wilfried Steiner , Hermann Kopetz , Mehmed Ayhan , Günther Bauer
- Applicant: TTTECH AUTO AG
- Applicant Address: AT Vienna
- Assignee: TTTECH AUTO AG
- Current Assignee: TTTECH AUTO AG
- Current Assignee Address: AT Vienna
- Agency: Eversheds Sutherland (US) LLP
- Priority: EP17178118 20170627
- Main IPC: G08G1/16
- IPC: G08G1/16 ; G05D1/00 ; G06F11/16 ; G05D1/02

Abstract:
A method and a fault-tolerant computer architecture (FCTA) for fail-safe trajectory planning for a moving entity (MOV). The method and FCTA uses a commander (COM), a monitor (MON), and a safe envelope generating stage (ENV). Based on sensor input, the commander (COM) and the monitor (MON) produce real-time images of objects (OBJ1, OBJ2) detected. A trajectory planning stage (TRJ-PLN) generates trajectories (COM-TRJ1, COM-TRJ2), and the safe envelope generating stage (ENV) generates a safety envelope. The commander (COM) provides the one or more trajectories (COM-TRJ1, COM-TRJ2) to the monitor (MON) and the decision subsystem (DECIDE). A trajectory verification stage (TRJ-VRFY) verifies a trajectory (COM-TRJ1, COM-TRJ2) generated by the commander (COM) only if said trajectory (COM-TRJ1, COM-TRJ2) is completely located inside said safety envelope. A moving entity (MOV) uses a trajectory (COM-TRJ1, COM-TRJ2) generated by the commander (COM) only when said trajectory is verified by the monitor (MON).
Public/Granted literature
Information query