A gate driver includes clock signal lines respectively transferring clock signals, at least two of the clock signals being mutually the same; and gate driving units electrically connected to the clock signal lines, respectively and configured to sequentially generate gate signals having a multi-clock pulse based on the clock signals.