Hardware countermeasures in a fault tolerant security architecture
Abstract:
A system-on-chip (SoC) is provided that includes security control registers, the security control registers including security flags for security critical assets of the SoC, wherein each security flag includes multiple bits. A set of security critical bits is signaled from a configuration storage of the SoC with a set of validation bits to be used to validate the set of security critical bits.
Public/Granted literature
Information query
Patent Agency Ranking
0/0