Memory device, host device, and memory system
Abstract:
A control circuit causes a first cryptographic module to perform a dummy operation in a command processing period and a data processing period in which a second cryptographic module performs a normal operation while the first cryptographic module does not perform a normal operation.
Information query
Patent Agency Ranking
0/0