Invention Grant
- Patent Title: Impedance matching device and impedance matching method
-
Application No.: US16722750Application Date: 2019-12-20
-
Publication No.: US11218135B2Publication Date: 2022-01-04
- Inventor: Tatsuya Morii
- Applicant: DAIHEN Corporation
- Applicant Address: JP Osaka
- Assignee: DAIHEN Corporation
- Current Assignee: DAIHEN Corporation
- Current Assignee Address: JP Osaka
- Agency: Bozicevic, Field & Francis LLP
- Agent Rudy J. Ng; Bret E. Field
- Priority: JPJP2018-248199 20181228
- Main IPC: H03H11/30
- IPC: H03H11/30 ; H01J37/32

Abstract:
An impedance matching device includes: a variable capacitor; a calculation unit that calculates a reflection coefficient on the load side; a storage unit that stores the reflection coefficient calculated within a predetermined period so as to be associated with ON/OFF states of the semiconductor switches; a determination unit that determines ON/OFF states to be taken by the semiconductor switches using a calculation result within the predetermined period; a control unit that turns on or off the semiconductor switches based on the determined ON/OFF states; and a counting unit that counts the number of times the determined ON/OFF states have changed. In a case where the counted number of times is larger than a predetermined number of times, the control unit turns on or off the semiconductor switches so as to match ON/OFF states associated with a reflection coefficient closer to 0, among the stored reflection coefficients, and then prohibits ON/OFF switching.
Public/Granted literature
- US20200212893A1 Impedance Matching Device and Impedance Matching Method Public/Granted day:2020-07-02
Information query