Dual bit memory device with triple gate structure
Abstract:
A memory device is provided. The device comprises a semiconductor fin with a first gate and a second gate disposed over the semiconductor fin. A third gate is positioned over the semiconductor fin and a lower portion of the third gate is disposed between the first and second gates.
Public/Granted literature
Information query
Patent Agency Ranking
0/0