Memory system, memory controller, and method of operating memory controller
Abstract:
Embodiments relate to a memory system, a memory controller, and a method of operating the same, wherein a plurality of super memory blocks are set, a parity for data stored in the first super memory block is calculated, the calculated parity is stored in a parity buffer, and the parity stored in the parity buffer is written to one of a plurality of parity blocks included in a memory device. Thus, it is possible to solve the problem that the time for writing data to the memory device is delayed due to the time for calculating the parity, and to efficiently manage the parities stored in the memory device.
Information query
Patent Agency Ranking
0/0