Invention Grant
- Patent Title: Method and system for enhanced read performance in low pin count interface
-
Application No.: US17070340Application Date: 2020-10-14
-
Publication No.: US11302366B2Publication Date: 2022-04-12
- Inventor: Kuen-Long Chang , Su-Chueh Lo , Yung-Feng Lin
- Applicant: MACRONIX INTERNATIONAL CO., LTD.
- Applicant Address: TW Hsinchu
- Assignee: MACRONIX INTERNATIONAL CO., LTD.
- Current Assignee: MACRONIX INTERNATIONAL CO., LTD.
- Current Assignee Address: TW Hsinchu
- Agency: Haynes Beffel & Wolfeld LLP
- Agent Andrew L. Dunlap
- Main IPC: G11C7/10
- IPC: G11C7/10 ; G11C7/22 ; G06F9/445 ; G06F9/38

Abstract:
A memory device supporting multi-address read operations improves throughput on a bi-directional serial port. The device includes a memory array and an input/output port having an input mode and an output mode. The input/output port has at least one signal line used alternately in both the input and output modes. A controller includes logic configured to execute a multi-address read operation in response to receiving a read command on the input/output port in the input mode, the multi-address read operation including receiving a first address and a second address using the at least one signal line in the input mode before switching to the output mode, switching to the output mode and outputting data identified by the first address using the at least one signal line.
Public/Granted literature
- US20210280222A1 METHOD AND SYSTEM FOR ENHANCED READ PERFORMANCE IN LOW PIN COUNT INTERFACE Public/Granted day:2021-09-09
Information query