Memory system, memory controller, and method for operating memory system
Abstract:
Embodiments of the present disclosure relate to a memory system, a memory controller, and a method for operating a memory system. According to embodiments of the present disclosure, a memory system may configure first peak power management information for controlling the plurality of memory dies, may determine, when an error occurs while controlling a plurality of memory dies, new peak power management information corresponding to operation information and environment information at the time at which the error occurs, respectively, and may change from the first peak power management information to the second peak power management information according to subsequent operation information and environment information. Accordingly, the memory system is capable of minimizing the possibility of occurrence of errors in a read, write, or erase operation and increasing the stability of an operation for transmitting and receiving commands or data to and from the host.
Information query
Patent Agency Ranking
0/0