Invention Grant
- Patent Title: Multiple-requestor memory access pipeline and arbiter
-
Application No.: US16882503Application Date: 2020-05-24
-
Publication No.: US11321248B2Publication Date: 2022-05-03
- Inventor: Abhijeet Ashok Chachad , David Matthew Thompson
- Applicant: Texas Instruments Incorporated
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Brian D. Graham; Charles A. Brill; Frank D. Cimino
- Main IPC: G06F13/16
- IPC: G06F13/16 ; G06F12/08
Abstract:
In described examples, a coherent memory system includes a central processing unit (CPU) and first and second level caches. The memory system can include a pipeline for accessing data stored in one of the caches. Requestors can access the data stored in one of the caches by sending requests at a same time that can be arbitrated by the pipeline.
Public/Granted literature
- US20200371970A1 MULTIPLE-REQUESTOR MEMORY ACCESS PIPELINE AND ARBITER Public/Granted day:2020-11-26
Information query
