Porous polyurethane polishing pad and method for manufacturing same
Abstract:
An embodiment relates to a porous polyurethane polishing pad for use in a chemical mechanical planarization (CMP) process of semiconductors and a process for preparing the same. In the porous polyurethane polishing pad, the polishing performance (or polishing rate) thereof can be controlled by adjusting the size and distribution of pores in the polishing pad.
Information query
Patent Agency Ranking
0/0