- Patent Title: Wafer, semiconductor device and method for manufacturing the same
-
Application No.: US17218726Application Date: 2021-03-31
-
Publication No.: US11342236B2Publication Date: 2022-05-24
- Inventor: Chih-Wei Chang , Changhao Quan , Dingyou Lin
- Applicant: Changxin Memory Technologies, Inc.
- Applicant Address: CN Anhui
- Assignee: Changxin Memory Technologies, Inc.
- Current Assignee: Changxin Memory Technologies, Inc.
- Current Assignee Address: CN Anhui
- Agency: Sheppard Mullin Richter & Hampton LLP
- Priority: CN201811393018.7 20181121,CN201821921900.X 20181121
- Main IPC: H01L23/00
- IPC: H01L23/00 ; H01L21/66 ; H01L23/544

Abstract:
The present invention provides a wafer, semiconductor device and a method for manufacturing the same, in relation to the field of semiconductor technology. The wafer includes: a substrate; a dielectric layer, disposed on a surface of the substrate; a wafer acceptance test circuit, formed in the dielectric layer; a trench, formed in the dielectric layer and situated on a side of the wafer acceptance test circuit. The wafer acceptance test circuit may comprise a metal interconnection layer. The trench may be filled with a protective layer and has a depth greater than or equal to a depth of the wafer acceptance test circuit. When dicing dies along the scribe line area, the stress caused by dicing can be buffered and cracks may be reduced due to the elasticity of the protective layer. Moreover, the trench and the protective layer filled in the trench can prevent the cracks from extending, thereby improving the yield and stability of the dies.
Public/Granted literature
- US20210217674A1 WAFER, SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME Public/Granted day:2021-07-15
Information query
IPC分类: