Invention Grant
- Patent Title: Memory cell and memory device comprising selection device layer, middle electrode layer and variable resistance layer
-
Application No.: US17009004Application Date: 2020-09-01
-
Publication No.: US11349074B2Publication Date: 2022-05-31
- Inventor: Ji-Hyun Jeong , Jin-Woo Lee , Gwan-Hyeob Koh , Dae-Hwan Kang
- Applicant: SAMSUNG ELECTRONICS CO., LTD.
- Applicant Address: KR Suwon-si
- Assignee: SAMSUNG ELECTRONICS CO., LTD.
- Current Assignee: SAMSUNG ELECTRONICS CO., LTD.
- Current Assignee Address: KR Suwon-si
- Agency: F. Chau & Associates, LLC
- Priority: KR10-2016-0020696 20160222
- Main IPC: H01L45/00
- IPC: H01L45/00 ; H01L27/24

Abstract:
Provided are a memory device and a method of manufacturing the same. Memory cells of the memory device are formed separately from first electrode lines and second electrode lines, wherein the second electrode lines over the memory cells are formed by a damascene process, thereby avoiding complications associated with CMP being excessively or insufficiently performed on an insulation layer over the memory cells.
Information query
IPC分类: