Invention Grant
- Patent Title: Phase locked loop circuit
-
Application No.: US17351300Application Date: 2021-06-18
-
Publication No.: US11356104B2Publication Date: 2022-06-07
- Inventor: Ryo Kuboshima
- Applicant: JVCKENWOOD Corporation
- Applicant Address: JP Yokohama
- Assignee: JVCKENWOOD Corporation
- Current Assignee: JVCKENWOOD Corporation
- Current Assignee Address: JP Yokohama
- Agency: Amin, Turocy & Watson, LLP
- Priority: JPJP2020-114202 20200701
- Main IPC: H03L7/097
- IPC: H03L7/097 ; H03L7/093 ; H03L7/189 ; H03L7/099

Abstract:
A phase locked loop circuit includes a phase comparator that compares phases of a reference signal through a first frequency divider and a local signal through a second frequency divider to output a phase comparison signal; a loop filter that smooths the phase comparison signal to output the control voltage signal; a controller that sets frequency division ratios of the first and the second frequency dividers; a free-running voltage generator that generates a free-running voltage signal of the voltage control oscillator; a measurement circuit that measures a voltage of the control voltage signal; a storage circuit that stores therein the voltage of the control voltage signal; and a low-pass filter that transmits, to the voltage control oscillator, a corrected free-running voltage signal based on a free-running voltage correction value calculated by the free-running voltage generator based on the control voltage signal before the frequency division ratios are changed.
Public/Granted literature
- US20220006463A1 PHASE LOCKED LOOP CIRCUIT Public/Granted day:2022-01-06
Information query